STMicroelectronics STM32F405

DocID018909 Rev 11 1531/1731
RM0090 Flexible static memory controller (FSMC)
1588
36.2 Block diagram
The FSMC consists of four main blocks:
• The AHB interface (including the FSMC configuration registers)
• The NOR Flash/PSRAM controller
• The NAND Flash/PC Card controller
• The external device interface
The block diagram is shown in Figure 432.
Figure 432. FSMC block diagram
36.3 AHB interface
The AHB slave interface enables internal CPUs and other bus master peripherals to access
the external static memories.
AHB transactions are translated into the external device protocol. In particular, if the
selected external memory is 16 or 8 bits wide, 32-bit wide transactions on the AHB are split
into consecutive 16- or 8-bit accesses. The Chip Select toggles for each access.
!("BUS
&3-#INTERRUPTTO.6)#
./2032!-
MEMORY
CONTROLLER
(#,+
&ROMCLOCK
CONTROLLER
.!.$0##ARD
MEMORY
CONTROLLER
SIGNALS
.!.$
3HARED
SIGNALS
SIGNALS
./2032!-
&3-#?.%;=
&3-#?.,OR.!$6
&3-#?.7!)4
&3-#?./%
&3-#?.7%
&3-#?.)/2$
&3-#?.2%'
&3-#?#$
SIGNALS
0##ARD
AIB
&3-#?.",;=
&3-#?.#%;=
&3-#?).4;=
&3-#?).42
&3-#?.#%?
&3-#?.#%?
&3-#?.)/72
&3-#?#,+
#ONFIGURATION
REGISTERS
&3-#?!;=
&3-#?$;=