STMicroelectronics STM32F405

DocID018909 Rev 11 713/1731
RM0090 Cryptographic processor (CRYP)
757
23.3 CRYP functional description
The cryptographic processor implements a Triple-DES (TDES, that also supports DES) core
and an AES cryptographic core. Section 23.3.1 and Section 23.3.2 provide details on these
cores.
Since the TDES and the AES algorithms use block ciphers, incomplete input data blocks
have to be padded prior to encryption (extra bits should be appended to the trailing end of
the data string). After decryption, the padding has to be discarded. The hardware does not
manage the padding operation, the software has to handle it.
Figure 216 shows the block diagram of the cryptographic processor.
Figure 216. Block diagram (STM32F415/417xx)
ELW$+%EXV

3URFHVVRU FRUH
'(67'(6$(6
&5<3B',1
VZDSSL QJ
VZDSSLQ J
îELW
,1),)2
îELW
287),)2
&5<3B&5
&5<3B. .
&5<3B,9,9
,9,9
NN
&5<3B,06&5
&5<3B5,6
&5<3B0,65
&5<3B'0$&5
&5<3B65
6WDWXV
'0$FRQWUROUHJLVWHU
,QWHUUXSWUHJLVWHUV
&RQWUROUHJLVWHU
,QLWLDOL]DWLRQYHFWRUV
.H\
DLE
&5<3B'287