STMicroelectronics STM32F405

Memory and bus architecture RM0090
60/1731 DocID018909 Rev 11
Figure 1. System architecture for STM32F405xx/07xx and STM32F415xx/17xx devices
!2-
#ORTEX-
'0
$-!
'0
$-!
-!#
%THERNET
53"/4'
(3
"USMATRIX3
)#/$%
$#/$%
!##%,
&LASH
MEMORY
32!-
+BYTE
32!-
+BYTE
!("
PERIPHERALS
!("
&3-#
3TATIC-EM#TL
)BUS
$BUS
3BUS
$-!?0)
$-!?-%-
$-!?-%-
$-!?0
%4(%2.%4?-
53"?(3?-
AID
##-DATA2!-
+BYTE
!0"
!0"
PERIPHERALS