STMicroelectronics STM32F405 User Manual

Flexible static memory controller (FSMC) RM0090
1560/1731 DocID018909 Rev 11
Figure 450. Synchronous multiplexed read mode - NOR, PSRAM (CRAM)
1. Byte lane outputs BL are not shown; for NOR access, they are held high, and, for PSRAM (CRAM) access,
they are held low.
2. NWAIT polarity is set to 0.
Table 237. FSMC_BCRx bit fields
Bit No. Bit name Value to set
31-20 Reserved 0x000
19 CBURSTRW No effect on synchronous read
18-16 CPSIZE As needed (0x1 for CRAM 1.5)
15 ASCYCWAIT 0x0
14 EXTMOD 0x0
13 WAITEN Set to 1 if the memory supports this feature, otherwise keep at 0.
12 WREN no effect on synchronous read
11 WAITCFG to be set according to memory
10 WRAPMOD 0x0
9 WAITPOL to be set according to memory
8 BURSTEN 0x1
7 Reserved 0x1
6 FACCEN Set according to memory support (NOR Flash memory)
5-4 MWID As needed
$GGU>@ GDWD GDWD
DGGU>@
0HPRU\WUDQVDFWLRQ EXUVWRIKDOIZRUGV
+&/.
&/.
$>@
1([
12(
1:(
+LJK
1$'9
1:$,7
:$,7&)*

$'>@
FORFN
F\FOH
FORFN
F\FOH
'$7/$7
LQVHUWHGZDLWVWDWH
'DWDVWUREHV
DLI
&/.F\FOHV
GDWD GDWD
'DWDVWUREHV

STMicroelectronics STM32F405 Specifications

General

Brand	STMicroelectronics
Model	STM32F405
Category	Controller
Language	English