STMicroelectronics STM32F405

DocID018909 Rev 11 1591/1731
RM0090 Flexible memory controller (FMC)
1669
Figure 454. FMC block diagram
37.3 AHB interface
The AHB slave interface allows internal CPUs and other bus master peripherals to access
the external memories.
AHB transactions are translated into the external device protocol. In particular, if the
selected external memory is 16- or 8-bit wide, 32-bit wide transactions on the AHB are split
into consecutive 16- or 8-bit accesses. The FMC Chip Select (FMC_NEx) does not toggle
between the consecutive accesses.
069
+&/.
1$1'3&&DUG
PHPRU\
FRQWUROOHU
1$1'
VLJQDOV
6KDUHG
VLJQDOV
125365$0
VLJQDOV
)0&B1(>@
)0&B1/RU1$'9
)0&B1:$,7
)0&B'>
@
)0&B12(
)0&B1:(
)0&B1,25'
)0&B15(*
)0&B&'
3&&DUG
VLJQDOV
)0&B1%/>@
)0&B1&(>@
)0&B,17>@
)0&B,175
)0&B1&(B
)0&B1&(B
)0&B1,2:5
)0&B&/.
6'5$0
FRQWUROOHU
)0&B6'1:(
)0&B6'&.(>@
)0&B6'1(>@
)0&B15$6
)0&B1&$6
6'5$0
VLJQDOV
)0&B$>@
125365$065$0
6KDUHGVLJQDOV
65$0365$06'5$0
6KDUHGVLJQDOV
)0&B6'&/.
)0&LQWHUUXSWVWR19,&
)URPFORFN
FRQWUROOHU
&RQILJXUDWLRQ
UHJLVWHUV
125365$0
PHPRU\
FRQWUROOHU