STMicroelectronics STM32F405 User Manual

DocID018909 Rev 11 481/1731
RM0090 LCD-TFT Controller (LTDC)
511
16.3 LTDC functional description
16.3.1 LTDC block diagram
The block diagram of the LTDC is shown in Figure 81: LTDC block diagram.
Figure 81. LTDC block diagram
Layer FIFO: One FIFO 64x32 bit per layer.
PFC: Pixel Format Convertor performing the pixel format conversion from the selected input
pixel format of a layer to words.
AHB interface: For data transfer from memories to the FIFO.
Blending, Dithering unit and Timings Generator: Refer to Section 16.4.1 and Section 16.4.2.
16.3.2 LTDC reset and clocks
The LCD-TFT controller peripheral uses 3 clock domains:
• The AHB clock domain (HCLK): for data transfer from the memories to the Layer FIFO
• The APB2 clock domain (PCLK2): for register configuration
• The Pixel Clock domain (LCD_CLK): to generate LCD-TFT interface signals. The
LCD_CLK output should be configured following the panel requirements. The
LCD_CLK is configured through the PLLSAI (refer to RCC section)
The LCD controller can be reset by setting the corresponding bit in the RCC_APB2RSTR
register. It resets the three clock domains.
06Y9
/&'7)7
3DQHO
/&'B+6<1&
/&'B96<1&
/&'B'(
/&'B&/.
/&'B5>@
/&'B*>@
/&'B%>@
3L[HO&ORFNGRPDLQ
'LWKHULQJ
XQLW
%OHQGLQJ
XQLW
3)&
3)&
/D\HU
),)2
/D\HU
),)2
$+%
LQWHUIDFH
7LPLQJ
JHQHUDWRU
&RQILJXUDWLRQ
DQG6WDWXV
UHJLVWHUV
$+%FORFNGRPDLQ$3%FORFNGRPDLQ
,QWHUUXSWV

STMicroelectronics STM32F405 Specifications

General

Brand	STMicroelectronics
Model	STM32F405
Category	Controller
Language	English