STMicroelectronics STM32F405

Flexible memory controller (FMC) RM0090
1608/1731 DocID018909 Rev 11
Figure 459. ModeA write access waveforms
The differences compared with mode1 are the toggling of NOE and the independent read
and write timings.
Table 266. FMC_BCRx bit fields
Bit
number
Bit name Value to set
31-21 Reserved 0x000
20 CCLKEN As needed
19 CBURSTRW 0x0 (no effect in asynchronous mode)
18:16 CPSIZE 0x0 (no effect in asynchronous mode)
15 ASYNCWAIT
Set to 1 if the memory supports this feature. Otherwise keep at
0.
14 EXTMOD 0x1
13 WAITEN 0x0 (no effect in asynchronous mode)
12 WREN As needed
11 WAITCFG Don’t care
10 WRAPMOD 0x0
9 WAITPOL Meaningful only if bit 15 is 1
8 BURSTEN 0x0
7 Reserved 0x1
6 FACCEN Don’t care
΀ϮϱϬ΁
EK
^d ;d^dнϭͿ
DĞŵŽƌLJƚƌĂŶƐĂĐƚŝŽŶ
Edž
΀ϯϭϬ΁
,><ĐLJĐůĞƐ ,><ĐLJĐůĞƐ
Et
E>΀ϯϬ΁
ĚĂƚĂĚƌŝǀĞŶďLJ&^D
D^ϯϬϰϱϱsϭ
ϭ,><