LIST OF ILLUSTRATIONS (Continued)
Figure Page
Number Title Number
6-1
6-2
6-3
6-4
6-5
6-6
6-7
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
7-10
7-11
7-12
7-13
7-14
7-15
7-16
7-17
7-18
7-19
7-20
7-21
7-22
7-23
7-24
7-25
7-26
7-27
7-28
7-29
7-30
7-31
7-32
7-33
7-34
EXC and ENABLE Byte Bit Assignments ......................................... 6-5
Intermediate Result Format ......................................................... 6-16
Rounding Algorithm ................................................................... 6-17
MC68881 State Frame Formats .................................................... 6-30
MC68882 State Frame Formats .................................................... 6-31
BIU Flag Format ....................................................................... 6-33
Full Context Save/Restore Instruction Sequences ............................. 6-40
MPU Address Bus Encoding for Coprocessor Accesses ..................... 7-1
FPCP Coprocessor Interface Register Map ...................................... 7-2
Control CIR Register .................................................................. 7-4
Operand CIR Data Alignment ....................................................... 7-7
Coprocessor Instruction General Format ........................................ 7-9
FPCP Instruction Operation Word ................................................. 7-9
MC68000 Coprocessor Response Primitive General Format ................ 7-10
Null Primitive Format ................................................................. 7-11
Evaluate Effective Address and Transfer Data Primitive Format ........... 7-13
Transfer Single Main Processor Register Primitive Format ................. 7-14
Transfer Multiple Coprocessor Registers Primitive Format ................. 7-15
Transfer Multiple Floating-Point Data Register to Stack Example ......... 7-16
Take Pre-lnstruction Exception Primitive Format .............................. 7-17
Pre-lnstruction Exception Stack Frame ........................................... 7-18
Take Mid-Instruction Exception Primitive Format ............................. 7-18
Mid-Instruction Stack Frame ........................................................ 7-19
MC68881 Register-to-Register Instruction Dialog .............................. 7-23
MC68881/MC68882 External-to-Register Instruction Dialog ................. 7-23
MC68882 External-to-Register Instruction Dialog .............................. 7-24
MC68881/MC68882 Register-to-External Instruction Dialog ................. 7-24
MC68882 Register-to-External Instruction Dialog (S,D, and X Formats) 7-26
Move Control Register Instruction Dialog ....................................... 7-26
Move Multiple Floating-Point Data Registers Instruction Dialog .... 7-27
Conditional Instruction Dialog ..................................................... 7-28
FSAVE Instruction Dialog ................... ; ....................................... 7-29
FRESTORE Instruction Dialog ..................................................... 7-30
Take Pre-lnstruction Exception Dialog -- MC68881 .......................... 7-31
Take Pre-lnstruction Exception Dialog -- MC68882 .......................... 7-33
Take Pre-lnstruction Exception Dialog -- MC68882
with No FSAVE Instruction in the Handler ................................... 7-33
Take Pre-lnstruction Exception Dialog -- MC68882
with No BSET Instruction in the Exception Handler ........................ 7-34
Take Mid-Instruction Exception Dialog -- MC68881 .......................... 7-34
Take Mid-Instruction Exception Dialog -- MC68882
General Concurrent Case ......................................................... 7-36
Take Mid-Instruction Exception Dialog -- MC68882
FMOVE Concurrent Case .......................................................... 7-36
Take Mid-Instruction Exception Dialog- MC68882
with No FSAVE Instruction in the Handler ................................... 7-37
FREESCALE
xiv
MC68881/MC68882 USER'S MANUAL