PSRmodular system
172 / 232
PHOENIX CONTACT 109241_en_03
If the “Rising Edge” option is not selected, the logic is inverted: the output is set to logic “1”
on a rising edge at the input and the delay begins on a falling edge at the input.
The delay starts with a falling edge of the input signal. After the delay time has elapsed, the
output only changes to the logic “0” state if the input is also in the logic “0” state. Otherwise,
it remains in the logic “1” state.
Figure 5-142 Time diagram for “LONG DELAY” operator when “Rising Edge” parameter
is not selected
Timer value If this parameter is selected, an output is available containing the current time value of the
timer. This output can be transferred to a “DELAY COMPARATOR” operator in the input.
5.4.5.6 DELAY COMPARATOR operator
This operator enables the entered threshold value to be compared with the value of the
“LONG DELAY” timer.
The “O
UT” output is logic “1” if the timer value is equal to or greater than the applied thresh-
old value of the “LONG DELAY” timer.
Figure 5-143 “DELAY COMPARATOR” operator
NOTE:
The “DELAY COMPARATOR” operator can only be connected to the “Timer” output of a
“LONG DELAY” operator. Multiple “DELAY COMPARATOR” operators can be connected
to each “LONG DELAY” operator.