EasyManua.ls Logo

ARM ARM7TDMI - Figure 5-2 ARM7 TDMI Block Diagram

Default Icon
286 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Debug Interface
ARM DDI 0210C Copyright © 2001, 2004 ARM Limited. All rights reserved. 5-5
The ARM7TDMI processor has hardware extensions that ease debugging at the lowest
level. The debug extensions:
enable you to halt program execution
examine and modify the core internal state of the core
view and modify the state of the memory system
execute abort exceptions, enabling real-time monitoring of the core
resume program execution.
5.2.3 Debug target
The major blocks of the debug target are shown in Figure 5-2.
Figure 5-2 ARM7TDMI block diagram
The ARM CPU main processor logic
This has hardware support for debug.
The EmbeddedICE-RT logic
This is a set of registers and comparators used to generate debug
exceptions such as breakpoints. This unit is described in About
EmbeddedICE-RT logic on page 5-14.
The TAP controller
ARM CPU
main processor
logic
EmbeddedICE-RT
logic
TAP controller
Scan chain 2
Scan chain 0
Scan chain 1
BREAKPT
ARM7TDMI processor

Table of Contents

Other manuals for ARM ARM7TDMI

Related product manuals