EasyManua.ls Logo

Freescale Semiconductor MC68881 - Page 133

Default Icon
409 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
FMOVEM FMOVEM
Move Multiple Data Registers
through higher addresses. After each register is stored, the address register is incre-
mented by 12 (the size of an extended precision number in memory). When the op-
eration is complete, the address register points to the byte immediately following the
image of the last floating-point data register loaded. The order of the transfer is the
same as for the control addressing modes: FP7-FP0.
Status Register: Not Affected. Note that the FMOVEM instruction provides the only mech-
anism for moving a floating-point data item between the FPCP and memory without
performing any data conversions or affecting the condition code and exception status
bits.
Instruction Format:
15 14 13
1 1 1
! 1 dr
12 11 10 9 8 7 6 5 4 3 2 1 0
I COPROCESSOR EFFECTIVE ADDRESS
1 ID 0 0 0 MODE I REGISTER
MODE I 0 I 0 0 REG,STERLIST
Instruction Fields:
Coprocessor ID Field -- Specifies which coprocessor in the system is to execute this
instruction. Freescale assemblers default to ID = 1 for the FPCP.
Effective Address Field -- Determines the addressing mode for the operation:
Memory-to-Register
Addressing Mode Mode
Dn
An
(An) 010
(An) + 011
- (An)
(d16,An)
101
(ds,An,Xn} 110
(bd,An,Xn) 110
([bd,An,Xn],od) 110
([bd,An],Xn,od) 110
Register
reg. number:An
reg. number:An
reg. number:An
reg. number:An
reg. number:An
reg. number:An
reg. number:An
Addressing Mode Mode Register
(xxx).W 111
O00
(xx×).L 111 001
#<data>
--
--
(d16,PC) 111 010
(ds,PC,Xn) 111 011
(bd,PC,Xn) 111 011
([bd,PC,Xn},od) 111 011
([bd,PC],Xn,od) 111 011
MC68881/MC68882 USER'S MANUAL FREESCALE
4-75

Table of Contents