Intel Cyclone 10 GX User Manual

Port Direction Clock Domain Description
pipe_sw_done[1:0]
In N/A
Signal from the Master clock generation
buffer, indicating that the rate switch has
completed. Use this signal for bonding mode
only (x2 and x4).
For non-bonded applications (x1), this signal
is internally connected to the local CGB.
PIPE Output to PHY - MAC Layer
rx_parallel_data[15:0]
or [7:0]
Out
rx_coreclkin
The RX parallel data driven to the MAC.
For Gen1 this can be 8 or 16 bits. For Gen2
this is 16 bits only. Refer to Bit Mappings
When the Simplified Interface is Disabled for
more details.
rx_datak[1:0] or [0]
Out
rx_coreclkin
The data and control indicator.
For Gen1 or Gen2, when 0, indicates that
rx_parallel_data is data, when 1,
indicates that rx_parallel_data is
control.
pipe_rx_valid[(N-1):0]
Out
rx_coreclkin
Asserted when RX data and control are valid.
pipe_phy_status[(N-1):
0]
Out
rx_coreclkin
Signal used to communicate completion of
several PHY requests.
Active High
pipe_rx_elecidle[(N-1):
0]
Out Asynchronous
When asserted, the receiver has detected an
electrical idle.
Active High
pipe_rx_status[(3N-1):
0]
Out
rx_coreclkin
Signal encodes receive status and error
codes for the receive data stream and
receiver detection. The following encodings
are defined:
3'b000 - Receive data OK
3'b001 - 1 SKP added
3'b010 - 1 SKP removed
3'b011 - Receiver detected
3'b100 - Either 8B/10B or 128b/130b decode
error and (optionally) RX disparity error
3'b101 - Elastic buffer overflow
3'b110 - Elastic buffer underflow
3'b111 - Receive disparity error, not used if
disparity error is reported using 3'b100.
pipe_sw[1:0]
Out N/A
Signal to clock generation buffer indicating
the rate switch request. Use this signal for
bonding mode only (x2 and x4).
For non-bonded applications (x1), this signal
is internally connected to the local CGB.
Active High. Refer to Table 127 on page 143
Bit Mappings When the Simplified Interface is
Disabled for more details.
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
UG-20070 | 2018.09.24
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
Send Feedback
142

Intel Cyclone 10 GX Specifications

General

Brand	Intel
Model	Cyclone 10 GX
Category	Transceiver
Language	English