EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #275 background imageLoading...
Page #275 background image
5.1.1.2.3. Programmable Pre-Emphasis
Pre-emphasis can maximize the eye at the far-end receiver. The programmable pre-
emphasis module in each transmit buffer amplifies high frequencies in the transmit
data signal, to compensate for attenuation in the transmission media.
The pre-tap pre-emphasizes the bit before the transition and de-emphasizes the
remaining bits. A different polarity on pre-tap does the opposite.
Table 163. Pre-Emphasis Taps
All four pre-emphasis taps provide inversion control, shown by negative values.
Pre-Emphasis Tap Number of Settings Channel Loss Compensation (dB)
Second pre-tap 15 2.31
First pre-tap 33 6.62
First post-tap 51 15.56
Second post-tap 25 4.44
You can set pre-emphasis taps through the Quartus Assignment Editor, the Avalon-MM
registers, and the QSF settings.
Related Information
For more information, refer to Cyclone 10 GX Pre-Emphasis and Output Swing
Settings
5.1.1.2.4. Power Distribution Network (PDN) induced Inter-Symbol Interference (ISI)
compensation
The Cyclone 10 GX Transmitter driver includes a compensation circuitry to reduce PDN
induced ISI jitter. You can enable this compensation circuitry to reduce jitter through
QSF setting, Quartus Assignment Editor or Avalon-MM interface. The power
consumption will increase when you enable the compensation.
5.1.1.2.5. Programmable Transmitter On-Chip Termination (OCT)
Transmitter buffers include programmable on-chip differential termination of 85Ω,
100Ω, or OFF. You can set the OCT value through the Quartus Assignment Editor and
the Avalon-MM registers.
5.1.2. Receiver
The receiver deserializes the high-speed serial data, creates a parallel data stream for
either the receiver PCS or the FPGA fabric, and recovers the clock information from
the received data.
The receiver portion of the PMA is comprised of the receiver buffer, the clock data
recovery (CDR) unit, and the deserializer.
5. Cyclone 10 GX Transceiver PHY Architecture
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
275

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals