EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #368 background imageLoading...
Page #368 background image
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. To disable the inverted PRBS pattern leaving the PRBS generator, perform a read-
modify-write to bit[2] with a value of 1'b1 to address 0x7.
3. To disable the inverted PRBS pattern entering the PRBS checker, perform a read-
modify-write to bit[4] with a value of 1'b1 to address 0xA.
4. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
Table 205. Register Map for PRBS Pattern Inversion
Reconfigurat
ion Address
(HEX)
Reconfigurat
ion Bit
Attribute Name Bit Encoding Description
0x007 [2] tx_static_polarity_inversion 1'b1 Disables PRBS inversion
1'b0 Enables PRBS inversion
(default)
0x00A [4] rx_static_polarity_inversion 1'b1 Disables static polarity
inversion
1'b0 Enables PRBS inversion
(default)
Related Information
Steps to Perform Dynamic Reconfiguration on page 328
6.16.2. Using Pseudo Random Pattern Mode
You can use the Cyclone 10 GX Pseudo Random Pattern (PRP) generator and verifier in
the scrambler and descrambler to generate random data pattern and seed that the
scrambler can use. PRP mode is a test mode of the scrambler. Two seeds are available
to seed the scrambler: all 0s or two local fault-ordered sets. The seed is used in the
scrambler to produce the pattern. The r_tx_data_pat_sel is the data pattern that
the scrambler will scramble. PRP is only available when the scrambler is enabled. The
PRP verifier shares the rx_prbs_err error signal with PRBS. The error count can be
read out from the corresponding registers.
6.16.2.1. Enabling Pseudo Random Pattern Mode
You must perform a sequence of read-modify-writes to the reconfiguration interface to
enable the Pseudo Random Pattern. The read-modify-writes are required to addresses
0x082, 0x097, and 0x0AC. To enable the Pseudo Random Pattern, complete the
following steps:
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address 0x082.
3. Perform a read-modify-write to address 0x097.
4. Perform a read-modify-write to address 0x0AC.
5. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-20070 | 2018.09.24
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
Send Feedback
368

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals