EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #283 background imageLoading...
Page #283 background image
Figure 178. Reverse Serial Loopback Path/Pre CDR
Transmitter
PCS
Serializer
Transmitter
Buffer
Transmitter
PLL
Parallel Data
from FPGA Core
Parallel
Data
Serial
Data
Serial
Clock
Input
Reference
Clock
Transmitter PMA
Clock
Generation
Block
Parallel
Clock
Receiver
PCS
Deserializer
Parallel Data
to FPGA Core
Parallel
Data
Serial
Data
Receiver PMA
CDR
Serial
Data
Receiver
Buffer
Transmitter Serial
Differential Output
Data
Receiver Serial
Differential Input
Data
Serial Clock
Parallel Clock
Diagnostic
Loopback
Note: TX pre-emp is not supported in pre-CDR loopback. TX pre-emp is recommended to set to zero for all taps.
Figure 179. Reverse Serial Loopback Path/Post CDR
The reverse serial loopback path sets the transmitter buffer to transmit data fed directly from the CDR
recovered data. Data from the serializer is ignored by the transmitter buffer.
Transmitter
Buffer
Serial
Data
Transmitter Serial
Differential Output
Data
Transmitter PMA
Receiver
PCS
Deserializer
Parallel Data
to FPGA core
Parallel
Data
Serial
Data
Receiver PMA
CDR
Serial
Data
Receiver
Buffer
Transmitter
PCS
Serializer
Transmitter
PLL
Parallel Data
Parallel
Data
Serial
Clock
Input
Reference
Clock
Clock
Generation
Block
Parallel
Clock
Receiver Serial
Differential Input
Data
Reverse
Loopback
Serial Clock
Parallel Clock
from FPGA core
5.2. Cyclone 10 GX Enhanced PCS Architecture
You can use the Enhanced PCS to implement multiple protocols that operate at around
10 Gbps or higher line rates.
The Enhanced PCS provides the following functions:
Performs functions common to most serial data industry standards, such as word
alignment, block synchronization, encoding/decoding, and framing, before data is
sent or received off-chip through the PMA
Handles data transfer to and from the FPGA fabric
Internally handles data transfer to and from the PMA
Provides frequency compensation
Performs channel bonding for multi-channel low skew applications
5. Cyclone 10 GX Transceiver PHY Architecture
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
283

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals