Intel Cyclone 10 GX User Manual

Figure 30. 12 Lanes Bonded Interlaken Link, RX Direction
To show more details, three different time segments are shown with different zoom level.
rx_clkout[0]
rx_digitalreset
rx_ready
rx_enh_blk_lock
rx_enh_frame_lock
rx_enh_fifo_pfull[0]
rx_enh_fifo_pfull
rx_enh_fifo_pempty
rx_enh_fifo_align_clr
rx_enh_fifo_align_val
rx_enh_fifi_rd_en
rx_enh_data_valid
rx_parallel_data
rx_control
12`h00012`hFFF
12`h000
12`hFFF
12`h000
12`h000
12`h000
12`h000
12`h000
12`h000
12`h000
768'h<192_hexadecimal_data_char>
120'h<30_k_char>
12`hFFF
12`hFFF
12`h00112`h0...
12`h000
12`hFFF
12`h000
12`h00...
12`h000
12`h000
768'h<192_data_char>
120'h<30_k_char>
12`hFFE
12`h001
12`h000
12`hFFF
12`hFFF
12`h000
12`hFFF
12`hFFF
12`hFFF
12`h000
12`hFFF
12`h000
12`hFFF
12`h00..
12`h000
12`h000
768'h<192_data_ch...
120'h<30_k_char>
12`h000 12`h000
12`hFFF 12`hFFF12`h00..
12`hFFF 12`hFFF
12`h00..
768`h...
120`h90a... 120'h<30...
rx_ready
Asserted
12`h00...
12`hFF...
Some Lanes pfull Signal Is Asserted
before All Lanes pempty is Deasserted;
RX Deskew Fails. Need to Realign
Assert align_clr
to Re-Align
All Lanes pfull Low and All
Lanes pempty Deasserted
RX Deskew Complete
Start Reading Data
Based on FIFO Flags
12`h00..
2.5.4. Native PHY IP Parameter Settings for Interlaken
This section contains the recommended parameter values for this protocol. Refer to
Using the Cyclone 10 GX Transceiver Native PHY IP Core for the full range of
parameter values.
Table 69. General and Datapath Parameters
Parameter Value
Message level for rule violations error
warning
Transceiver configuration rules Interlaken
PMA configuration rules basic
Transceiver mode TX / RX Duplex
TX Simplex
RX Simplex
Number of data channels 1 to 12
Data rate Up to 12.5 Gbps for GX devices
(Depending on Enhanced PCS to PMA interface width
selection)
Enable datapath and interface reconfiguration On / Off
Enable simplified data interface On / Off
Provide separate interface for each channel On / Off
Table 70. TX PMA Parameters
Parameter Value
TX channel bonding mode Not bonded
PMA-only bonding
PMA and PCS bonding
PCS TX channel bonding master If TX channel bonding mode is set to PMA and PCS
bonding, then:
Auto, 0, 1, 2, 3,...,[Number of data channels – 1]
continued...
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
UG-20070 | 2018.09.24
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
Send Feedback
82

Intel Cyclone 10 GX Specifications

General

Brand	Intel
Model	Cyclone 10 GX
Category	Transceiver
Language	English