EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #53 background imageLoading...
Page #53 background image
2.4.9. Enhanced PCS Ports
Figure 13. Enhanced PCS Interfaces
The labeled inputs and outputs to the PMA and PCS modules represent buses, not individual signals.
reconfig_reset
reconfig_clk
reconfig_avmm
TX Parallel Data, Control, Clocks
Enhanced PCS TX FIFO
Interlaken Frame Generator
Reconfiguration
Registers
TX Enhanced PCS
RX Enhanced PCS
Nios Hard
Calibration IP
TX PMA
Serializer
RX PMA
DeserializerCDR
tx_cal_busy
rx_cal_busy
Serial Data
Optional Ports
CDR Control
Serial Data
Clock
Generation
Block
tx_serial_clk0
(from TX PLL)
tx_analog_reset
RX Parallel Data, Control, Clocks
Enhanced PCS RX FIFO
Interlaken Frame Synchronizer
10GBASE-R BER Checker
Bitslip
Bitslip
rx_analog_reset
Clocks
PRBS
Optional Ports
Clocks
Cyclone 10 Transceiver Native PHY
In the following tables, the variables represent these parameters:
<n>The number of lanes
<d>The serialization factor
<s>— The symbol size
<p>The number of PLLs
Table 43. Enhanced TX PCS: Parallel Data, Control, and Clocks
Name Direction Clock Domain Description
tx_parallel_data[
<n>128-1:0]
Input Synchronous to
the clock driving
the write side of
the FIFO
(tx_coreclkin
or tx_clkout)
TX parallel data inputs from the FPGA fabric to the TX PCS. If
you select Enable simplified interface in the Transceiver
Native PHY IP Parameter Editor, tx_parallel_data
includes only the bits required for the configuration you specify.
You must ground the data pins that are not active. For single
width configuration, the following bits are active:
32-bit FPGA fabric to PCS interface width:
tx_parallel_data[31:0]. Ground [127:32].
40-bit FPGA fabric to PCS interface width:
tx_parallel_data[39:0]. Ground [127:40].
64-bit FPGA fabric to PCS interface width:
tx_parallel_data[63:0] Ground [127:64].
continued...
2. Implementing Protocols in Intel Cyclone 10 GX Transceivers
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
53

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals