If you are reconfiguring:
• PLLs—Place the channel transmitter associated with the PLL in reset (analog).
• TX simplex channels—Place the TX channels being reconfigured in reset
(analog).
• RX simplex channels—Place the RX channels being reconfigured in reset
(analog).
• Duplex channels—Place the channel TX and RX being reconfigured in reset
(analog).
7. Check for internal configuration bus arbitration. If PreSICE has control, request
bus arbitration, otherwise go to the next step. For more details, refer to the
"Arbitration" section.
8. Perform the necessary reconfiguration using the flow described in the following
sections:
• Direct Reconfiguration Flow
• Native PHY or PLL IP Guided Reconfiguration Flow
• Reconfiguration Flow for Special Cases
9. Perform all necessary reconfiguration. If reconfiguration involved data rate or
protocol mode changes, then you may have to reconfigure the PMA analog
parameters of the channels. Refer to the Changing PMA Analog Parameters section
for more details.
10. If reconfiguration involved data rate or protocol mode change, then request
recalibration and wait for the calibration to complete. Calibration is complete when
*_cal_busy is deasserted. For more details about calibration registers and the
steps to perform recalibration, refer to the Calibration chapter.
If you reconfigured:
• PLL for data rate change—you must recalibrate the PLL and the channel TX.
• TX simplex channel for data rate change—you must recalibrate the channel
TX.
• RX simplex channel for data rate change—you must recalibrate the channel
RX.
• Duplex channel for data rate change—you must recalibrate the channel TX and
RX.
11. Release the channel analog resets. For details about placing the channel in reset,
refer to "Model 1: Default Model" and "Model 2: Acknowledgment Model" in the
Resetting Transceiver Channels chapter.
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
329