EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #332 background imageLoading...
Page #332 background image
to the target channel for reconfiguration. Optionally, you can also use the embedded
reconfiguration streamer feature of the Native PHY/ATX PLL IP cores, which includes
the logic to store the individual profile information and logic to perform streaming.
Using the embedded reconfiguration streamer, you can reduce the number of read-
modify-write operations to obtain the modified configuration.
To perform dynamic reconfiguration using the Embedded Reconfiguration Streamer:
1. Perform the necessary steps from steps 1 to 7 in Steps to Perform Dynamic
Reconfiguration.
2. Perform a read-modify-write to address x340 with the desired profile select,
broadcast bit (applicable for Native PHY only), and configuration load bit set
accordingly. For example, to stream profile 1 to a channel, perform a read-modify-
write to bits x340[2:0] with 3’b001, bit x340[6] with 1’b0 to disable broadcasting,
and bit x340[7] with 1’b1 to initiate streaming.
3. Poll the streamer busy bit at address x341 (x341[0]) at regular intervals. When
the busy bit is 1’b0, the reconfiguration is complete.
4. Perform the necessary steps from steps 9 to 12 in Steps to Perform Dynamic
Reconfiguration.
Note: If reconfiguration involved data rate or protocol mode changes, you may need to
reconfigure the PMA analog parameters of the channels. Refer to the Changing PMA
Analog Parameters section for more details.
Figure 213. Timing Diagram for Embedded Streamer Reconfiguration
reconfig_clk
reconfig_address
reconfig_read
reconfig_readdata
reconfig_waitrequest
reconfig_write
reconfig_writedata
xxx 0x340h 0x341h 0x000h
0x00h0x01h0x01h0x01h0x00hxxx
0x00h 0x00h0x81h 0x00h
User Requests
Streaming
User Polls
Streaming
Busy Bit
Streaming in
Progress; Streaming
Busy Bit Is High
Streaming Completes;
Streaming Busy Bit Is Low
Related Information
Arbitration on page 325
Changing PMA Analog Parameters on page 338
Steps to Perform Dynamic Reconfiguration on page 328
Resetting Transceiver Channels on page 243
Calibration on page 373
6. Reconfiguration Interface and Dynamic Reconfiguration
UG-20070 | 2018.09.24
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
Send Feedback
332

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals