EasyManua.ls Logo

Microchip Technology Microsemi UG0677 - 5 Signal Integrity Conditioning; Figure 90 Signal Integrity Conditioning Flow

Microchip Technology Microsemi UG0677
136 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Signal Integrity Conditioning
Microsemi Proprietary and Confidential UG0677 User Guide Revision 9.0 108
5 Signal Integrity Conditioning
The PolarFire transceivers have many tuning adjustments for the analog portions of the PMA allowing for
signal integrity optimizations to the system. These features include Rx Continuous Time Line
Equalization (CTLE), Rx termination, polarity inversion, Pre- and Post-cursor output emphasis, output
impedance settings, and Tx amplitude adjustment. Transceivers are programmed at startup from default
configuration information known to the Libero SoC software based on protocol and data rate specifics
supplied by the user during design customization and generation. The Libero configurators generate the
Rx and Tx default settings that initialize the transceivers at power on or device reset by toggling the
DEVRSTN pin.
Other embedded transceiver features include Decision Feedback Equalization (DFE) within the receiver
PMA that further corrects signal imperfections caused by PCB losses and quality of the signal being
driven to the Rx. The Rx path also includes an input signal eye monitoring feature.
The user can also control the transceiver settings after device programming using the FlashPro
programming cable and the SmartDebug Transceiver software utility. PolarFire transceivers have a
memory mapped Dynamic Reconfiguration Interface (DRI) allowing SmartDebug to communicate with
the transceiver blocks to change and monitor the transceivers in real-time. This feature provides
debugging capabilities and altering of the transceivers for optimized performance in the system. After the
final SmartDebug signal integrity optimization, the user can export the tuned information back into the
Libero SoC software for future design regeneration.
Figure 90 • Signal Integrity Conditioning Flow
Best
Defaults
PolarFire
Libero
Design
Transceiver
Configurator
Progammed
PolarFire
Device
SmartDebug
Signal
Integrity
Utility
IOEditor
Export SI Settings
PDC Constraints
User Tuned Settings

Table of Contents