Intel Cyclone 10 GX User Manual

Figure 168. Serializer Block
The serializer block sends out the least significant bit (LSB) of the input data first.
Dn
D2
D1
D0
Parallel
Data
Serializer
DnD2D1D0
Parallel
Clock
Serial
Clock
Serial
Data
LSB
5.1.1.2. Transmitter Buffer
The transmitter buffer includes the following circuitry:
• High Speed Differential I/O
• Programmable differential output voltage (V
OD
)
— Main tap
• Programmable four-tap pre-emphasis circuitry
— Two pre-cursor taps
— Two post-cursor taps
• Power distribution network (PDN) induced inter-symbol interference (ISI)
compensation
• Internal termination circuitry
• Receiver detect capability to support the PCI Express configuration
5. Cyclone 10 GX Transceiver PHY Architecture
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
273

Intel Cyclone 10 GX Specifications

General

Brand	Intel
Model	Cyclone 10 GX
Category	Transceiver
Language	English