EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #304 background imageLoading...
Page #304 background image
tx_dispval are two bits each. The LSB of tx_forcedisp and tx_dispval
corresponds to the LSByte of the input data and the MSB corresponds to the MSByte
of the input data.
5.3.1.3.5. 8B/10B Encoder Bit Reversal Feature
Figure 200. 8B/10B Encoder Bit Reversal Feature
0 77
Bit Reversal Mode
(8B/10B Encoder)
0
Output
Data
Input
Data
The bit reversal feature reverses the order of the bits of the input data. Bit reversal is
performed at the output of the 8B/10B Encoder and is available even when the
8B/10B Encoder is disabled. For example, if the input data is 20-bits wide, bit reversal
switches bit [0] with bit [19], bit [1] with bit [18] and so on.
5.3.1.3.6. 8B/10B Encoder Byte Reversal Feature
Figure 201. 8B/10B Encoder Byte Reversal Feature
Byte Reversal Mode
(8B/10B Encoder)
A
A
B
B
8 15 0 7 0 7 8 15
Output
Data
Input
Data
The byte reversal feature is available only when the PCS-PMA interface width is 16 bits
or 20 bits. Byte reversal is performed at the output of the 8B/10B Encoder and is
available even when the 8B/10B Encoder is disabled. This feature swaps the LSByte
with the MSByte. For example, when the PCS-PMA interface width is 16-bits, [7:0] bits
(LSByte) gets swapped with [15:8] bits (MSByte).
5.3.1.4. Polarity Inversion Feature
The polarity inversion feature is used in situations where the positive and the negative
signals of a serial differential link are erroneously swapped during board layout. You
can control this feature through tx_polinv port, by enabling the Enable TX
Polarity Inversion option under the Standard PCS tab of the Native PHY IP Core. The
polarity inversion feature inverts the value of each bit of the input data. For example,
if the input data is 00101001, then the data gets changed to 11010110 after polarity
inversion.
5.3.1.5. Pseudo-Random Binary Sequence (PRBS) Generator
Note:
Refer to the PRBS Generator section in the Enhanced PCS Architecture chapter.
5. Cyclone 10 GX Transceiver PHY Architecture
UG-20070 | 2018.09.24
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
Send Feedback
304

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals