RL78/G1H CHAPTER 7 TIMER ARRAY UNIT
R01UH0575EJ0120 Rev. 1.20 Page 189 of 920
Dec 22, 2016
Figure 7 - 38 Set/Reset Timing Operating Statuses
(1) Basic operation timing
(2) Operation timing when 0% duty
Remark 1. Internal reset signal: TOmn pin reset/toggle signal
Internal set signal: TOmn pin set signal
Remark 2. m: Unit number (m = 0)
n: Channel number (n = 3 (n = 0, 2 for master channel))
p: Slave channel number (p = 3)
fTCLK
Internal reset
signal
Internal reset
signal
INTTMmp
Internal reset
signal
INTTMmn
TOmp pin/TOmp
TOmn pin/TOmn
Toggle Toggle
1 clock delay
Set SetReset
Master
channel
Slave
channel
fTCLK
Internal reset
signal
Internal reset
signal
TCRmp
INTTMmp
INTTMmn
Internal reset signal
TOmn pin/TOmn
Toggle Toggle
Set
Set
Reset
Master
channel
Slave
channel
TOmp pin/TOmp
0000 0001
0000 0001
1 clock delay
Reset
Reset has priority. Reset has priority.