EasyManuals Logo

ST STM32F2 User Manual

ST STM32F2
1371 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #735 background imageLoading...
Page #735 background image
UM1940
LL ADC Generic Driver
DocID028236 Rev 2
735/1371
DMA mode circular.
If ADC DMA requests mode is set to unlimited and DMA is set
to mode non-circular: when DMA transfers size will be
reached, DMA will stop transfers of ADC conversions data
ADC will raise an overrun error (overrun flag and interruption
if enabled).
How to retrieve multimode conversion data: Whatever
multimode transfer by DMA setting: using function
LL_ADC_REG_ReadMultiConversionData32(). If ADC
multimode transfer by DMA is selected: conversion data is a
raw data with ADC master and slave concatenated. A macro
is available to get the conversion data of ADC master or ADC
slave: see helper macro
__LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
Reference Manual to
LL API cross
reference:
CCR MDMA LL_ADC_GetMultiDMATransfer
CCR DDS LL_ADC_GetMultiDMATransfer
LL_ADC_SetMultiTwoSamplingDelay
Function name
__STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay
(ADC_Common_TypeDef * ADCxy_COMMON, uint32_t
MultiTwoSamplingDelay)
Function description
Set ADC multimode delay between 2 sampling phases.
Parameters
ADCxy_COMMON: ADC common instance (can be set
directly from CMSIS definition or by using helper macro
__LL_ADC_COMMON_INSTANCE() )
MultiTwoSamplingDelay: This parameter can be one of the
following values:
LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES
LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES
Return values
None:
Notes
The sampling delay range depends on ADC resolution: ADC
resolution 12 bits can have maximum delay of 12 cycles.ADC
resolution 10 bits can have maximum delay of 10 cycles.ADC
resolution 8 bits can have maximum delay of 8 cycles.ADC
resolution 6 bits can have maximum delay of 6 cycles.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ST STM32F2 and is the answer not in the manual?

ST STM32F2 Specifications

General IconGeneral
BrandST
ModelSTM32F2
CategoryMicrocontrollers
LanguageEnglish

Related product manuals