ST STM32F2 User Manual

UM1940
LL I2C Generic Driver
DocID028236 Rev 2
977/1371
LL_I2C_SR1_ADD10
10-bit header sent (master mode)
LL_I2C_SR1_STOPF
Stop detection flag (slave mode)
LL_I2C_SR1_RXNE
Data register not empty (receivers)
LL_I2C_SR1_TXE
Data register empty (transmitters)
LL_I2C_SR1_BERR
Bus error
LL_I2C_SR1_ARLO
Arbitration lost
LL_I2C_SR1_AF
Acknowledge failure flag
LL_I2C_SR1_OVR
Overrun/Underrun
LL_I2C_SR1_PECERR
PEC Error in reception (SMBus mode)
LL_I2C_SR1_TIMEOUT
Timeout detection flag (SMBus mode)
LL_I2C_SR1_SMALERT
SMBus alert (SMBus mode)
LL_I2C_SR2_MSL
Master/Slave flag
LL_I2C_SR2_BUSY
Bus busy flag
LL_I2C_SR2_TRA
Transmitter/receiver direction
LL_I2C_SR2_GENCALL
General call address (Slave mode)
LL_I2C_SR2_SMBDEFAULT
SMBus Device default address (Slave mode)
LL_I2C_SR2_SMBHOST
SMBus Host address (Slave mode)
LL_I2C_SR2_DUALF
Dual flag (Slave mode)
Acknowledge Generation
LL_I2C_ACK
ACK is sent after current received byte.
LL_I2C_NACK
NACK is sent after current received byte.
IT Defines
LL_I2C_CR2_ITEVTEN
Events interrupts enable
LL_I2C_CR2_ITBUFEN
Buffer interrupts enable
LL_I2C_CR2_ITERREN
Error interrupts enable
Own Address 1 Length
LL_I2C_OWNADDRESS1_7BIT
Own address 1 is a 7-bit address.
LL_I2C_OWNADDRESS1_10BIT
Own address 1 is a 10-bit address.
Peripheral Mode
LL_I2C_MODE_I2C
I2C Master or Slave mode
LL_I2C_MODE_SMBUS_HOST
SMBus Host address acknowledge
LL_I2C_MODE_SMBUS_DEVICE
SMBus Device default mode (Default address
not acknowledge)
LL_I2C_MODE_SMBUS_DEVICE_ARP
SMBus Device Default address acknowledge
Exported_Macros_Helper
__LL_I2C_FREQ_HZ_TO_MHZ
Description:
Convert Peripheral Clock Frequency in

ST STM32F2 Specifications

General

Brand	ST
Model	STM32F2
Category	Microcontrollers
Language	English