EasyManuals Logo

Intel Cyclone 10 GX User Manual

Intel Cyclone 10 GX
402 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #297 background imageLoading...
Page #297 background image
For example, after frame lock is achieved, data is written after the first alignment
word (SYNC word) is found on that channel. As a result, rx_enh_fifo_pempty (FIFO
partially empty flag ) of that channel goes low. You must monitor the
rx_enh_fifo_pempty and rx_enh_fifo_pfull flags of all channels. If
rx_enh_fifo_pempty flags from all channels deassert before any
rx_enh_fifo_pfull flag asserts, which implies alignment word has been found on
all lanes of the link, you start reading from all the FIFOs by asserting
rx_enh_fifo_rd_en. Otherwise, if a rx_enh_fifo_pfull flag from any channel
goes high before a rx_enh_fifo_pempty flag deassertion on all channels, you must
reset the FIFO by toggling the rx_enh_fifo_align_clr signal and repeating the
process.
Figure 191. RX FIFO as Interlaken Deskew FIFO
User
Deskew
FSM
FPGA Fabric Interface
rx_enh_fifo_align_clr
rx_enh_fifo_rd_en
rx_enh_fifo_pempty
rx_enh_fifo_pfull
RX FIFO
5.2.2.10.4. 10GBASE-R Mode
In 10GBASE-R mode, the RX FIFO operates as a clock compensation FIFO. When the
block synchronizer achieves block lock, data is sent through the FIFO. Idle ordered
sets (OS) are deleted and Idles are inserted to compensate for the clock difference
between the RX low speed parallel clock and the FPGA fabric clock (±100 ppm for a
maximum packet length of 64,000 bytes).
Idle OS Deletion
Deletion of Idles occurs in groups of four OS (when there are two consecutive OS)
until the rx_enh_fifo_pfull flag deasserts. Every word—consisting of a lower word
(LW) and an upper word (UW)—is checked for whether it can be deleted by looking at
both the current and previous words.
For example, the current LW can be deleted if it is Idle and the previous UW is not a
Terminate.
Table 169. Conditions Under Which a Word Can be Deleted
In this table X=don’t care, T=Terminate, I=Idle, and OS=order set.
Deletable
Case Word Previous Current Output
Lower Word 1 UW !T X !T X
LW X I X X
2 UW OS X OS X
continued...
5. Cyclone 10 GX Transceiver PHY Architecture
UG-20070 | 2018.09.24
Send Feedback
Intel
®
Cyclone
®
10 GX Transceiver PHY User Guide
297

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Cyclone 10 GX and is the answer not in the manual?

Intel Cyclone 10 GX Specifications

General IconGeneral
BrandIntel
ModelCyclone 10 GX
CategoryTransceiver
LanguageEnglish

Related product manuals