dsPIC30F Family Reference Manual
DS70059C-page 12-6 © 2004 Microchip Technology Inc.
12.3 Control Registers
Register 12-1: TxCON: Type A Time Base Register
Upper Byte:
R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0
TON
—TSIDL— — — — —
bit 15 bit 8
Lower Byte:
U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0
— TGATE TCKPS<1:0> —TSYNCTCS —
bit 7 bit 0
bit 15 TON: Timer On Control bit
1 = Starts the timer
0 = Stops the timer
bit 14 Unimplemented: Read as ‘0’
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue timer operation when device enters Idle mode
0 = Continue timer operation in Idle mode
bit 12-7 Unimplemented: Read as ‘0’
bit 6 TGATE: Timer Gated Time Accumulation Enable bit
1 = Gated time accumulation enabled
0 = Gated time accumulation disabled
(TCS must be set to ‘0’ when TGATE = 1. Reads as ‘0’ if TCS = 1)
bit 5-4 TCKPS<1:0>: Timer Input Clock Prescale Select bits
11 = 1:256 prescale value
10 = 1:64 prescale value
01 = 1:8 prescale value
00 = 1:1 prescale value
bit 3 Unimplemented: Read as ‘0’
bit 2 TSYNC: Timer External Clock Input Synchronization Select bit
When TCS =
1:
1 = Synchronize external clock input
0 = Do not synchronize external clock input
When TCS =
0:
This bit is ignored. Read as ‘0’. Timer1 uses the internal clock when TCS = 0.
bit 1 TCS: Timer Clock Source Select bit
1 = External clock from pin TxCK
0 = Internal clock (F
OSC/4)
bit 0 Unimplemented: Read as ‘0’
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
To Next Page
Loading...
