Notes:
After enabling the main PLL, the application software
should wait on PLLRDY flag to be set indicating that
PLL clock is stable and can be used as system clock
source. The main PLL can not be disabled if it is used
as system clock source The main PLL is disabled by
hardware when entering STOP and STANDBY modes.