dsPIC30F Family Reference Manual
DS70070B-page 23-52 © 2004 Microchip Technology Inc.
Figure 23-14: Abort All Messages
Figure 23-15: Failed Abort During Transmission
1 2
- Processor sets TXREQ while module receiving/transmitting message. Module continues with CAN message.
- Processor sets ABAT while module looking for 11 recessive bits. Module clears TXREQ bits.
CAN bus
3
TXREQ
- Another module takes the available transmit slot.
CiTX
TXnIF
TXABT
ABAT
Module aborts pending transmission, sets TXABT bit.
1
2
3
1 2
- Processor sets TXREQ while module receiving/transmitting message. Module continues with CAN message.
- Module detects 11 recessive bits. Module begins transmission of queued message.
CAN bus
TXREQ
- Processor clears TXREQ requesting message abort. Abort cannot be acknowledged.
CiTX
TXnIF
TXABT
43
- At successful completion of transmission, TXREQ bit remains clear and TXnIF bit set. TXABT remains clear.
1
2
3
4