EasyManua.ls Logo

Renesas RL78/G1H - Page 754

Renesas RL78/G1H
941 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RL78/G1H CHAPTER 20 STANDBY FUNCTION
R01UH0575EJ0120 Rev. 1.20 Page 736 of 920
Dec 22, 2016
(2) HALT mode release
The HALT mode can be released by the following two sources.
(a) Release by unmasked interrupt request
When an unmasked interrupt request is generated, the HALT mode is released. If interrupt
acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is
disabled, the next address instruction is executed.
Figure 20 - 1 HALT Mode Release by Interrupt Request Generation
Note 1. For details of the standby release signal, see Figure 19 - 1 Basic Configuration of Interrupt Function.
Note 2. Wait time for HALT mode release
When vectored interrupt servicing is carried out
Main system clock: 15 to 16 clocks
Subsystem clock (RTCLPC = 0): 10 to 11 clocks
Subsystem clock (RTCLPC = 1): 11 to 12 clocks
When vectored interrupt servicing is not carried out
Main system clock: 9 to 10 clocks
Subsystem clock (RTCLPC = 0): 4 to 5 clocks
Subsystem clock (RTCLPC = 1): 5 to 6 clocks
Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.
HALT
instruction
Wait
Note 2
Operating modeHALT mode
Operating
mode
Oscillation
High-speed system clock,
High-speed on-chip oscillator clock,
or subsystem clock
Status of CPU
Standby release signal
Note 1
Interrupt request

Table of Contents

Related product manuals