EasyManua.ls Logo

Schweitzer Engineering Laboratories SEL-351A - Page 657

Schweitzer Engineering Laboratories SEL-351A
666 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
L.9
Date Code 20080213 Instruction Manual SEL-351A Relay
SEL Synchrophasors
Settings
Descriptions of
Synchrophasor
Settings
Definitions of the settings in Table L.5 follow.
EPMU
This setting enables synchrophasor operation.
PMID
This setting defines the four-byte destination address used in the SEL Fast
Message Unsolicited Write message.
The PMID setting is a 32-bit numeric value.
When connected to an SEL-2032 or an SEL-2030 Communications Processor,
the PMID specifies the memory location for data storage. In this case the
upper-most byte indicates the communications processor port and the lower
two bytes specify the user region address for that port. See the SEL-2032
Communications Processor Instruction Manual for more details.
PHDATAV and VCOMP
PHADATAV selects which voltage synchrophasors to include in the Fast
Message data packet. Consider the synchrophasor processor burden and
offline storage requirements when deciding how much data to transmit.
PHDATAV and PHDATAI determine the minimum port SPEED necessary to
support the synchrophasor data packet rate and size—see Table L .8.
PHDATAV = V1 will transmit only positive-sequence voltage,
V1
PHDATAV = ALL will transmit V1, VA, VB, and VC
Table L.8 describes the order of synchrophasors inside the data packet.
The VCOMP setting allows correction for any steady-state voltage phase
errors (from the potential transformer or wiring characteristics).
PHDATAI and ICOMP
PHDATAI selects which current synchrophasors to include in the data packet.
Consider the synchrophasor processor burden and offline storage
requirements when deciding how much data to transmit. PHDATAV and
PHDATAI determine the minimum port SPEED necessary to support the
synchrophasor data packet rate and size—see Table L.8.
PHDATAI = ALL will transmit I1, IA, IB, and IC
PHDATAI = NA will not transmit any currents
Table L.8 describes the order of synchrophasors inside the data packet.
The ICOMP setting allows correction for any steady-state phase errors (from
the current transformers or wiring characteristics).
TS_TYPE
This setting defines the type of connection clock.
Courtesy of NationalSwitchgear.com

Table of Contents