EasyManua.ls Logo

Canberra Lynx - Multispectrum Scaling (MSS); Dual Loss Free Counting (DLFC); List (LIST) and Time-Stamped List (TLIST) Modes

Canberra Lynx
227 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Multispectrum Scaling (MSS)
If configured for MSS data acquisition, the DSA acquires data into its two memory
groups, alternating between the two in a “ping-pong” fashion. The DSA acquires a
spectrum into the "other" group, clearing that group's “empty” flag as it does so.
Once a preset time parameter is reached, an interrupt is generated to the bus and acqui
-
sition continues into the other group, if it is empty.
If that 'other' group is not empty (i.e., the system has not yet read out the previously
acquired spectrum), acquisition continues until the group is read out and the empty
flag has been set.
Dual Loss Free Counting (DLFC)
Dual Loss Free Counting (DLFC) mode allows accumulation of a loss-free cor
-
rected spectrum simultaneously with an uncorrected spectrum. Analysis of the two
spectra together allows more accurate quantification of the data than analysis from a
single spectrum.
Peak centroid (energy), net area, background and counts per second are computed
from the corrected spectrum, while the uncertainty in the computed peak area is de-
rived from the uncorrected spectrum. This results in a better estimate of the error than
if the computation were performed using the corrected spectrum (due to the non-Pois-
son nature of the corrected spectrum).
List (LIST) and Time-Stamped List (TLIST) modes
Note
The List modes (LIST and TLIST) of operation may require special engi
-
neering or assistance for the communication libraries involved. Contact
your Canberra representative concerning this feature.
ADC events can be stored sequentially (i. e., in a list) in the buffer memory.
In standard LIST mode data acquisition, all ADC events are recorded. Each 15 bit
DSP event is stored sequentially in the group memory, one 16-bit word per event. Bit
15 is set to zero.
Using TLIST mode, Lynx records all ADC events and time tags associated with each
event. When the data is time stamped, the time of arrival of each event is tagged along
with the current value of a 32 bit time counter, which can be clocked at 1 MHz, 1 kHz,
or 1 Hz.
Appendix A - Specifications
152 Lynx™ Digital Signal Analyzer

Table of Contents