STC micro STC8A8K64D4 Series - Page 139

STC8A8K64D4 Series Manual
-
- 123 -
UartSend(ID_ADDR[i]);
}
while (1);
}
Assembly code
;Operating frequency for test is 11.0592MHz
CPUIDBASE EQU 0FDE0H
ID_ADDR EQU CPUIDBASE + 00H
VREF_ADDR EQU CPUIDBASE + 07H
F32K_ADDR EQU CPUIDBASE + 09H
T22M_ADDR EQU CPUIDBASE + 0BH ;22.1184MHz
T24M_ADDR EQU CPUIDBASE + 0CH ;24MHz
T20M_ADDR EQU CPUIDBASE + 0DH ;20MHz
T27M_ADDR EQU CPUIDBASE + 0EH ;27MHz
T30M_ADDR EQU CPUIDBASE + 0FH ;30MHz
T33M_ADDR EQU CPUIDBASE + 10H ;33.1776MHz
T35M_ADDR EQU CPUIDBASE + 11H ;35MHz
T36M_ADDR EQU CPUIDBASE + 12H ;36.864MHz
T40M_ADDR EQU CPUIDBASE + 13H ;40MHz
T45M_ADDR EQU CPUIDBASE + 14H ;45MHz
VRT6M_ADDR EQU CPUIDBASE + 15H ;VRTRIM_6M
VRT10M_ADDR EQU CPUIDBASE + 16H ;VRTRIM_10M
VRT27M_ADDR EQU CPUIDBASE + 17H ;VRTRIM_27M
VRT44M_ADDR EQU CPUIDBASE + 18H ;VRTRIM_44M
AUXR DATA 8EH
P_SW2 DATA 0BAH
BUSY BIT 20H.0
P0M1 DATA 093H
P0M0 DATA 094H
P1M1 DATA 091H
P1M0 DATA 092H
P2M1 DATA 095H
P2M0 DATA 096H
P3M1 DATA 0B1H
P3M0 DATA 0B2H
P4M1 DATA 0B3H
P4M0 DATA 0B4H
P5M1 DATA 0C9H
P5M0 DATA 0CAH
ORG 0000H
LJMP MAIN
ORG 0023H
LJMP UART_ISR
ORG 0100H
UART_ISR:
JNB TI,CHKRI
CLR TI
CLR BUSY
CHKRI:
JNB RI,UARTISR_EXIT