STC micro STC8A8K64D4 Series - UR1 R_DMA Transfer Total Byte Register (DMA_UR1 R_AMT); UR1 R_DMA Transfer Complete Byte Register (DMA_UR1 R_DONE); UR1 R_DMA Receive Address Registers (Dma_Ur1 T_Rxax)

STC8A8K64D4 Series Manual
- 647 -
UR1RIF to 1. If the UR1R_DMA interrupt is enabled, it will enter the interrupt service routine. The flag bit needs
to be cleared by software
RXLOSS: UR1R_DMA receive data discard flag. During the UR1R_DMA operation, when the XRAM bus is too busy
to clear the receive FIFO of the UR1R_DMA and the data received by the UR1R_DMA is automatically discarded,
the hardware will automatically set RXLOSS to 1. The flag bit needs to be cleared by software
23.5.10 UR1R_DMA transfer total byte register (DMA_UR1R_AMT)
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
DMA_UR1R_AMT
FA3BH
DMA_UR1R_AMT: Set the number of data bytes that need to automatically receive.
Note: The actual number of bytes is (DMA_UR1R_AMT+1), that is, when DMA_UR1R_AMT is set to 0, 1
byte is transferred, and when DMA_UR1R_AMT is set to 255, 256 bytes are transferred.
23.5.11 UR1R_DMA transfer complete byte register
(DMA_UR1R_DONE)
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
DMA_UR1R_DONE
FA3CH
DMA_UR1R_DONE: The number of bytes that have been received currently.
23.5.12 UR1R_DMA Receive Address Registers (DMA_UR1T_RXAx)
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
DMA_UR1R_RXAH
FA3DH
ADDR[15:8]
DMA_UR1R_RXAL
FA3EH
ADDR[7:0]
DMA_UR1R_RXA: Set the target address for automatically receiving data. Data will be written from this address when
performing a UR1R_DMA operation.