STC8A8K64D4 Series Manual
-
of the oscillator to become stable. The clock controller will set the IRC32KST flag automatically after the internal
oscillator frequency stabilizes. When the user program needs to switch the clock to the internal 32KHz low speed IRC,
ENIRC32K must be set at first to enable the oscillator and then keep polling the oscillator stable flag IRC32KST until
the flag changes to 1.
6.1.6 Main clock output control register (MCLKOCR)
MCLKODIV[6:0]: Main clock output division factor
(Note: The clock source of main clock output is system clock divided by CLKDIV)
Divided system clock output frequency
MCLKO_S: Main clock output pin selection
0: Main clock output to P5.4
1: Main clock output to P1.6
To Next Page
Loading...