STC micro STC8A8K64D4 Series - Enhanced PWM Global Configuration Register (PWMSET); Enhanced PWM Configuration Registers (PWMCFG)

STC8A8K64D4 Series Manual
- 545 -
PWMIF
PWM Interrupt Flag Register
FF05H
C7IF
C6IF
C5IF
C4IF
C3IF
C2IF
C1IF
C0IF
0000,0000
PWMFDCR
PWM Fault Detection Control Register
FF06H
INVCMP
INVIO
ENFD
FLTFLIO
EFDI
FDCMP
FDIO
FDIF
0000,0000
PWM0T1H
PWM0 T1 High Byte
FF10H
-
x000,0000
PWM0T1L
PWM0 T1 Low Byte
FF11H
0000,0000
PWM0T2H
PWM0 T2 High Byte
FF12H
-
x000,0000
PWM0T2L
PWM0 T2 Low Byte
FF13H
0000,0000
PWM0CR
PWM0 Control Register
FF14H
ENO
INI
-
C0_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM0HLD
PWM0 Level Holding Control Register
FF15H
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM1T1H
PWM1 T1 High Byte
FF18H
-
x000,0000
PWM1T1L
PWM1 T1 Low Byte
FF19H
0000,0000
PWM1T2H
PWM1 T2 High Byte
FF1AH
-
x000,0000
PWM1T2L
PWM1 T2 Low Byte
FF1BH
0000,0000
PWM1CR
PWM1 Control Register
FF1CH
ENO
INI
-
C1_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM1HLD
PWM1 Level Holding Control Register
FF1DH
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM2T1H
PWM2 T1 High Byte
FF20H
-
x000,0000
PWM2T1L
PWM2 T1 Low Byte
FF21H
0000,0000
PWM2T2H
PWM2 T2 High Byte
FF22H
-
x000,0000
PWM2T2L
PWM2 T2 Low Byte
FF23H
0000,0000
PWM2CR
PWM2 Control Register
FF24H
ENO
INI
-
C2_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM2HLD
PWM2 Level Holding Control Register
FF25H
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM3T1H
PWM3 T1 High Byte
FF28H
-
x000,0000
PWM3T1L
PWM3 T1 Low Byte
FF29H
0000,0000
PWM3T2H
PWM3 T2 High Byte
FF2AH
-
x000,0000
PWM3T2L
PWM3 T2 Low Byte
FF2BH
0000,0000
PWM3CR
PWM3 Control Register
FF2CH
ENO
INI
-
C3_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM3HLD
PWM3 Level Holding Control Register
FF2DH
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM4T1H
PWM4 T1 High Byte
FF30H
-
x000,0000
PWM4T1L
PWM4 T1 Low Byte
FF31H
0000,0000
PWM4T2H
PWM4 T2 High Byte
FF32H
-
x000,0000
PWM4T2L
PWM4 T2 Low Byte
FF33H
0000,0000
PWM4CR
PWM4 Control Register
FF34H
ENO
INI
-
C4_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM4HLD
PWM4 Level Holding Control Register
FF35H
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM5T1H
PWM5 T1 High Byte
FF38H
-
x000,0000
PWM5T1L
PWM5 T1 Low Byte
FF39H
0000,0000
PWM5T2H
PWM5 T2 High Byte
FF3AH
-
x000,0000
PWM5T2L
PWM5 T2 Low Byte
FF3BH
0000,0000
PWM5CR
PWM5 Control Register
FF3CH
ENO
INI
-
C5_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM5HLD
PWM5 Level Holding Control Register
FF3DH
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM6T1H
PWM6 T1 High Byte
FF40H
-
x000,0000
PWM6T1L
PWM6 T1 Low Byte
FF41H
0000,0000
PWM6T2H
PWM6 T2 High Byte
FF42H
-
x000,0000
PWM6T2L
PWM6 T2 Low Byte
FF43H
0000,0000
PWM6CR
PWM6 Control Register
FF44H
ENO
INI
-
C6_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM6HLD
PWM6 Level Holding Control Register
FF45H
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
PWM7T1H
PWM7 T1 High Byte
FF48H
-
x000,0000
PWM7T1L
PWM7 T1 Low Byte
FF49H
0000,0000
PWM7T2H
PWM7 T2 High Byte
FF4AH
-
x000,0000
PWM7T2L
PWM7 T2 Low Byte
FF4BH
0000,0000
PWM7CR
PWM7 Control Register
FF4CH
ENO
INI
-
C7_S[1:0]
ENI
ENT2I
ENT1I
00xx,x000
PWM7HLD
PWM7 Level Holding Control Register
FF4DH
-
-
-
-
-
-
HLDH
HLDL
xxxx,xx00
19.2.1 Enhanced PWM global configuration register (PWMSET)
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
PWMSET
F1H
-
PWMRST
-
-
-
-
-
ENPWM
PWMRST: Software resets 6 groups of PWM.
0: No effect.
1: Reset the XFR registers for all PWMs, but do not reset SFRs which are required software reset.
ENPWM: PWM enable bit (including PWM0~PWM7).
0: disable PWM
1: enable PWM
19.2.2 Enhanced PWM configuration registers (PWMCFG)
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
PWMCFG01
F6H
-
-
-
-
PWMCBIF
EPWMCBI
ENPWMTA
PWMCEN
PWMCBIF: The interrupt flag bit of PWM when the PWM counter returns to zero (n=0~5).
When the 15-bit PWM counter overflows and returns to zero, this bit is set by hardware automatically and an
interrupt is requested to CPU. This flag bit needs to be cleared by software.
EPWMCBI: PWM counter returns to zero interrupt enable bit. (n= 0 ~5)