EasyManua.ls Logo

STC micro STC8A8K64D4 Series - Page 233

Default Icon
901 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
STC8A8K64D4 Series Manual
-
- 217 -
10: UART4 interrupt priority level is 2 (higher)
11: UART4 interrupt priority level is 3 (highest)
LCM Interface Configuration Register
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
LCMIFCFG
FE50H
LCMIFIE
-
LCMIFIP[1:0]
LCMIFDPS[1:0]
D16_D8
M68_I80
LCMIFIP[1:0]: LCM interface interrupt priority control bits
00: LCM interface interrupt priority level is 0 (lowest level)
01: LCM interface interrupt priority is level 1 (lower level)
10: LCM interface interrupt priority is level 2 (higher level)
11: LCM interface interrupt priority level is 3 (the highest level)
Port Interrupt Priority Control Registers
Symbol
Address
B7
B6
B5
B4
B3
B2
B1
B0
PINIPL
FD60H
P7IP
P6IP
P5IP
P4IP
P3IP
P2IP
P1IP
P0IP
PINIPH
FD61H
P7IPH
P6IPH
P5IPH
P4IPH
P3IPH
P2IPH
P1IPH
P0IPH
P0IPH,P0IP: P0 interrupt priority control bits
00: P0 interrupt priority level is 0 (lowest level)
01: P0 interrupt priority is level 1 (lower level)
10: P0 interrupt priority is level 2 (higher level)
11: P0 interrupt priority level is 3 (the highest level)
P1IPH,P1IP: P1 interrupt priority control bits
00: P1 interrupt priority level is 0 (lowest level)
01: P1 interrupt priority is level 1 (lower level)
10: P1 interrupt priority is level 2 (higher level)
11: P1 interrupt priority level is 3 (the highest level)
P2IPH,P2IP: P2 interrupt priority control bits
00: P2 interrupt priority level is 0 (lowest level)
01: P2 interrupt priority is level 1 (lower level)
10: P2 interrupt priority is level 2 (higher level)
11: P2 interrupt priority level is 3 (the highest level)
P3IPH,P3IP: P3 interrupt priority control bits
00: P3 interrupt priority level is 0 (lowest level)
01: P3 interrupt priority is level 1 (lower level)
10: P3 interrupt priority is level 2 (higher level)
11: P3 interrupt priority level is 3 (the highest level)
P4IPH,P4IP: P4 interrupt priority control bits
00: P4 interrupt priority level is 0 (lowest level)
01: P4 interrupt priority is level 1 (lower level)
10: P4 interrupt priority is level 2 (higher level)
11: P4 interrupt priority level is 3 (the highest level)
P5IPH,P5IP: P5 interrupt priority control bits
00: P5 interrupt priority level is 0 (lowest level)
01: P5 interrupt priority is level 1 (lower level)
10: P5 interrupt priority is level 2 (higher level)
11: P5 interrupt priority level is 3 (the highest level)
P6IPH,P6IP: P6 interrupt priority control bits
00: P6 interrupt priority level is 0 (lowest level)
01: P6 interrupt priority is level 1 (lower level)
10: P6 interrupt priority is level 2 (higher level)
11: P6 interrupt priority level is 3 (the highest level)
P7IPH,P7IP: P7 interrupt priority control bits
00: P7 interrupt priority level is 0 (lowest level)
01: P7 interrupt priority is level 1 (lower level)
10: P7 interrupt priority is level 2 (higher level)
11: P7 interrupt priority level is 3 (the highest level)
DMA Interrupt Priority Control Registers

Table of Contents

Related product manuals