EasyManua.ls Logo

Fujitsu PRIMERGY TX2550 M5 - DDR4 DIMM and NVM;LRDIMM Population Rules

Fujitsu PRIMERGY TX2550 M5
636 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Populate DDR4 across all available memory channels to maximize
bandwidth.
If only 1 DDR4 is populated on the channel then populate it in slot 1 (1A, 1B,
…).
App Direct mode (1LM)
In App Direct mode memory is persistent like storage and is accessible
through addressing like memory.
Applications are responsible for making data persistent and requires OS/SW
stack changes.
Min 1 DDR4 DIMM per IMC (i.e. 2 DDR4 per CPU).
Min 1 NVM/LRDIMM which must be on iMC0.
If only 1 DDR4 is populated on the channel then populate it in slot 1 (1A, 1B,
…).
10.2.3.3
DDR4 DIMM and NVM/LRDIMM population rules
All modes
On Cascade Lake CPU, populate NVM/LRDIMM on IMC0 before IMC1.
Populating DRAM and/or NVM/LRDIMM on IMC0 only and leaving IMC1
empty is supported on Purley.
Populate identical DDR4 DIMM only.
Populate identical NVM/LRDIMM only.
Main memory
400 Upgrade and Maintenance Manual TX2550 M5

Table of Contents

Other manuals for Fujitsu PRIMERGY TX2550 M5

Related product manuals