RL78/G10 CHAPTER 23 INSTRUCTION SET
R01UH0384EJ0311 Rev. 3.11 579
Dec 22, 2016
Table 23-5. Operation List (12/17)
Notes 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or
when no data is accessed.
2. Number of CPU clocks (f
CLK) when the code flash memory is accessed.
Remarks 1. These numbers of clock cycles apply when the program is in the internal ROM (flash memory) area. When
the instruction is fetched from the internal RAM area, the number is, at most, the quadruple of the number
given here plus 6 further clock cycles.
2. cnt indicates the bit shift count.
Instruction
Group
Mnemonic Operands Bytes Clocks Clocks Flag
Note 1 Note 2 ZACCY
Increment/
decrement
INC r 1 1
−
r ← r+1 × ×
!addr16 3 2
−
(addr16) ← (addr16)+1 × ×
ES:!addr16 4 3
−
(ES, addr16) ← (ES, addr16)+1 × ×
saddr 2 2
−
(saddr) ← (saddr)+1 × ×
[HL+byte] 3 2
−
(HL+byte) ← (HL+byte)+1 × ×
ES: [HL+byte] 4 3
−
((ES:HL)+byte) ← ((ES:HL)+byte)+1 × ×
DEC r 1 1
−
r ← r – 1 × ×
!addr16 3 2
−
(addr16) ← (addr16) – 1 × ×
ES:!addr16 4 3
−
(ES, addr16) ← (ES, addr16) – 1 × ×
saddr 2 2
−
(saddr) ← (saddr) – 1 × ×
[HL+byte] 3 2
−
(HL+byte) ← (HL+byte) – 1 × ×
ES: [HL+byte] 4 3
−
((ES:HL)+byte) ← ((ES:HL)+byte) – 1 × ×
INCW rp 1 2
−
rp ← rp+1
!addr16 3 4
−
(addr16) ← (addr16)+1
ES:!addr16 4 5
−
(ES, addr16) ← (ES, addr16)+1
saddrp 2 4
−
(saddrp) ← (saddrp)+1
[HL+byte] 3 4
−
(HL+byte) ← (HL+byte)+1
ES: [HL+byte] 4 5
−
((ES:HL)+byte) ← ((ES:HL)+byte)+1
DECW rp 1 2
−
rp ← rp – 1
!addr16 3 4
−
(addr16) ← (addr16) – 1
ES:!addr16 4 5
−
(ES, addr16) ← (ES, addr16) – 1
saddrp 2 4
−
(saddrp) ← (saddrp) – 1
[HL+byte] 3 4
−
(HL+byte) ← (HL+byte) – 1
ES: [HL+byte] 4 5
−
((ES:HL)+byte) ← ((ES:HL)+byte) – 1
Shift SHR A, cnt 2 1
−
(CY ← A0, Am-1 ← Am
,
A7 ← 0) ×cnt ×
SHRW AX, cnt 2 2
−
(CY ← AX0, AXm-1 ← AXm, AX15 ← 0) ×cnt ×
SHL A, cnt 2 1
−
(CY ← A7, Am ← Am-1, A0 ← 0) ×cnt ×
B, cnt 2 1
−
(CY ← B7, Bm ← Bm-1, B0 ← 0) ×cnt ×
C, cnt 2 1
−
(CY ← C7, Cm ← Cm-1, C0 ← 0) ×cnt ×
SHLW AX, cnt 2 2
−
(CY ← AX15, AXm ← AXm-1, AX0 ← 0) ×cnt ×
BC, cnt 2 2
−
(CY ← BC15, BCm ← BCm-1, BC0 ← 0) ×cnt ×
SAR A, cnt 2 1
−
(CY ← A0, Am-1 ← Am, A7 ← A7) ×cnt ×
SARW AX, cnt 2 2
−
(CY ← AX0, AXm-1 ← AXm, AX15← AX15) ×cnt ×
To Next Page
Loading...
Need help?
General
