RM0401 Rev 3 351/771
RM0401 General-purpose timers (TIM5)
389
Figure 115. Counter timing diagram, Update event with ARPE=1 (counter underflow)
Figure 116. Counter timing diagram, Update event with ARPE=1 (counter overflow)
15.3.3 Clock selection
The counter clock can be provided by the following clock sources:
• Internal clock (CK_INT)
• External clock mode1: external input pin (TIx)
• Internal trigger inputs (ITRx): using one timer as prescaler for another timer.
069
)'
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHUXQGHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
&17B(1
$XWRUHORDGSUHORDGUHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55
)'
$XWRUHORDGDFWLYHUHJLVWHU
069
)'
&.B,17
7LPHUFORFN &.B&17
&RXQWHUUHJLVWHU
8SGDWHHYHQW8(9
&RXQWHURYHUIORZ
8SGDWHLQWHUUXSWIODJ8,)
)) ) )$ )% )&)
&17B(1
$XWRUHORDGSUHORDGUHJLVWHU
:ULWHDQHZYDOXHLQ7,0[B$55
$XWRUHORDGDFWLYHUHJLVWHU
)'
To Next Page
Loading...
