Fast-mode Plus Inter-integrated circuit (FMPI2C) interface RM0401
548/771 RM0401 Rev 3
master re-launches automatically the slave address transmission until ACK is received. In
this case ADDRCF must be set if a NACK is received from the slave, in order to stop
sending the slave address.
If the FMPI2C is addressed as a slave (ADDR=1) while the START bit is set, the FMPI2C
switches to slave mode and the START bit is cleared, when the ADDRCF bit is set.
Note: The same procedure is applied for a Repeated Start condition. In this case BUSY=1.
Figure 191. Master initialization flowchart
Initialization of a master receiver addressing a 10-bit address slave
• If the slave address is in 10-bit format, the user can choose to send the complete read
sequence by clearing the HEAD10R bit in the FMPI2C_CR2 register. In this case the
master automatically sends the following complete sequence after the START bit is set:
(Re)Start + Slave address 10-bit header Write + Slave address 2nd byte + REStart +
Slave address 10-bit header Read
Figure 192. 10-bit address read access with HEAD10R=0
D^ǀϯϱϵϲϴsϭ
,QLWLDOVHWWLQJV
0DVWHU
LQLWLDOL]DWLRQ
(QDEOHLQWHUUXSWVDQGRU'0$LQ)03,&B&5
(QG
D^ǀϰϭϬϲϲsϭ
'$7$ $ 3$'$7$
6ODYHDGGUHVV
QGE\WH
6ODYHDGGUHVV
VWELWV
6U$$ 5:5:
6ODYHDGGUHVV
VWELWV
6 $
;;
;;
:ULWH
5HDG
To Next Page
Loading...
Need help?
General
