ST STM32F410

RM0401 Rev 3 601/771
RM0401 Inter-integrated circuit (I
2
C) interface
626
Figure 211. Transfer sequence diagram for master transmitter
1. The EV5, EV6, EV9, EV8_1 and EV8_2 events stretch SCL low until the end of the corresponding software sequence.
2. The EV8 event stretches SCL low if the software sequence is not complete before the end of the next byte transmission.
ELWPDVWHUWUDQVPLWWHU

$


DL9
6 $GGUHVV
$
'DWD
'DWD$
'DWD1
$
3
(9
(9
(9B
(9
(9 (9
(9B
'DWD1
$
3
(9B
'DWD $
(9 (9(9B(9
6
(9
+HDGHU $ $GGUHVV $
(9
ELWPDVWHUWUDQVPLWWHU
/HJHQG6 6WDUW65 5HSHDWHGVWDUW3 VWRS$ $FNQRZOHGJH
(9[ (YHQWZLWKLQWHUUXSWLI,7(9)(1 
(96% FOHDUHGE\UHDGLQJ65UHJLVWHUIROORZHGE\ZULWLQJ'5UHJLVWHUZLWKDGGUHVV
(9$''5 FOHDUHGE\UHDGLQJ65UHJLVWHUIROORZHGE\UHDGLQJ65
(9B7[( VKLIWUHJLVWHUHPSW\GDWDUHJLVWHUHPSW\ZULWH'DWDLQ'5
(97[( VKLIWUHJLVWHUQRWHPSW\GDWDUHJLVWHUHPSW\FOHDUHGE\ZULWLQJ'5UHJLVWHU
(9B7[( %7) 3URJUDPVWRSUHTXHVW7[(DQG%7)DUHFOHDUHGE\KDUGZDUHE\WKHVWRSFRQGLWLRQ
(9$'' FOHDUHGE\UHDGLQJ65UHJLVWHUIROORZHGE\ZULWLQJ'5UHJLVWHU