ST STM32F410

RM0401 Rev 3 659/771
RM0401 Universal synchronous receiver transmitter (USART) /universal asynchronous receiver
679
Figure 227. USART data clock timing diagram (M=1)
Figure 228. RX data setup/hold time
Note: The function of SCLK is different in Smartcard mode. Refer to the Smartcard mode chapter
for more details.
24.4.10 Single-wire half-duplex communication
The single-wire half-duplex mode is selected by setting the HDSEL bit in the USART_CR3
register. In this mode, the following bits must be kept cleared:
• LINEN and CLKEN bits in the USART_CR2 register,
• SCEN and IREN bits in the USART_CR3 register.
The USART can be configured to follow a single-wire half-duplex protocol where the TX and
RX lines are internally connected. The selection between half- and full-duplex
communication is made with a control bit ‘HALF DUPLEX SEL’ (HDSEL in USART_CR3).
06Y9
       
       




06%
06%
/6%
/6%6WDUW
6WDUW 6WRS
,GOHRU
SUHFHGLQJ
WUDQVPLVVLRQ
,GOHRUQH[W
WUDQVPLVVLRQ

/%&/ELWFRQWUROVODVWGDWDSXOVH
&DSWXUH
VWUREH
'DWDRQ5;
IURPVODYH
'DWDRQ7;
IURPPDVWHU
&ORFN&32/ 
&3+$ 
&ORFN&32/ 
&3+$ 
&ORFN&32/ 
&3+$ 
&ORFN&32/ 
&3+$ 
6WRS
0ELWV GDWDELWV


06Y9
'DWDRQ5;IURPVODYH
6&/.
FDSWXUHVWUREHRQ6&/.
ULVLQJHGJHLQWKLVH[DPSOH
9DOLG'$7$ELW
W
6(783
W
+2/'
W
6(783
W
+2/'
ELWWLPH