To Next Page

To Previous Page

Basic timers (TIM6) RM0401

446/771 RM0401 Rev 3

17.4.2 TIM6 control register 2 (TIMx_CR2)

Address offset: 0x04

Reset value: 0x0000

17.4.3 TIM6 DMA/Interrupt enable register (TIMx_DIER)

Address offset: 0x0C

Reset value: 0x0000

1514131211109876543210

Res. Res. Res. Res. Res. Res. Res. Res. Res. MMS[2:0] Res. Res. Res. Res.

rw rw rw

Bits 15:7 Reserved, must be kept at reset value.

Bits 6:4 MMS: Master mode selection

These bits are used to select the information to be sent in master mode to slave timers for

synchronization (TRGO). The combination is as follows:

000: Reset - the UG bit from the TIMx_EGR register is used as a trigger output (TRGO). If

reset is generated by the trigger input (slave mode controller configured in reset mode) then

the signal on TRGO is delayed compared to the actual reset.

001: Enable - the Counter enable signal, CNT_EN, is used as a trigger output (TRGO). It is

useful to start several timers at the same time or to control a window in which a slave timer

is enabled. The Counter Enable signal is generated by a logic OR between CEN control bit

and the trigger input when configured in gated mode.

When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO,

except if the master/slave mode is selected (see the MSM bit description in the TIMx_SMCR

010: Update - The update event is selected as a trigger output (TRGO). For instance a

master timer can then be used as a prescaler for a slave timer.

Bits 3:0 Reserved, must be kept at reset value.

1514131211109876543210

Res. Res. Res. Res. Res. Res. Res. UDE Res. Res. Res. Res. Res. Res. Res. UIE

rw rw

Bits 15:9 Reserved, must be kept at reset value.

Bit 8 UDE: Update DMA request enable

0: Update DMA request disabled.

1: Update DMA request enabled.

Bits 7:1 Reserved, must be kept at reset value.

Bit 0 UIE: Update interrupt enable

0: Update interrupt disabled.

1: Update interrupt enabled.

ST STM32F410 User Manual

Questions and Answers: