ST STM32F410

Fast-mode Plus Inter-integrated circuit (FMPI2C) interface RM0401
544/771 RM0401 Rev 3
Figure 188. Transfer sequence flowchart for slave receiver with NOSTRETCH=1
Figure 189. Transfer bus diagrams for FMPI2C slave receiver
D^ǀϯϱϵϲϳsϭ
6ODYHLQLWLDOL]DWLRQ
6ODYHUHFHSWLRQ
5HDG)03,&B5;'55;'$7$
)03,&B,656723)
"
1R
<HV
)03,&B,655;1(
"
<HV
1R
6HW)03,&B,&56723&)
069
(9$''5,65FKHFN$''&2'(DQG',5VHW$''5&)
(95;1(,65UGGDWD
(95;1(,65UGGDWD
(95;1(,65UGGDWD
$
$''5
$$
5;1(
$
5;1(
5;1(
OHJHQG
WUDQVPLVVLRQ
UHFHSWLRQ
6&/VWUHWFK
(9 (9 (9
(95;1(,65UGGDWD
(95;1(,65UGGDWD
(95;1(,65UGGDWD
(96723),65VHW6723&)
$
$$ $
5;1(
OHJHQG
WUDQVPLVVLRQ
UHFHSWLRQ
6&/VWUHWFK
5;1(
(9
([DPSOH)03,&VODYHUHFHLYHUE\WHV12675(7&+ 
4
$GGUHVV GDWD GDWD GDWD
1
([DPSOH)03,&VODYHUHFHLYHUE\WHV12675(7&+ 
4
$GGUHVV GDWD GDWD GDWD
(9
(9
(9
5;1( 5;1( 5;1(