EasyManua.ls Logo

ST STM32F410

ST STM32F410
771 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
RM0401 Rev 3 681/771
RM0401 Serial peripheral interface/ inter-IC sound (SPI/I2S)
731
25.1.1 SPI main features
Master or slave operation
Full-duplex synchronous transfers on three lines
Half-duplex synchronous transfer on two lines (with bidirectional data line)
Simplex synchronous transfers on two lines (with unidirectional data line)
8-bit to 16-bit transfer frame format selection
Multimaster mode capability
8 master mode baud rate prescalers up to f
PCLK
/2.
Slave mode frequency up to f
PCLK
/2.
NSS management by hardware or software for both master and slave: dynamic change
of master/slave operations
Programmable clock polarity and phase
Programmable data order with MSB-first or LSB-first shifting
Dedicated transmission and reception flags with interrupt capability
SPI bus busy status flag
SPI Motorola support
Hardware CRC feature for reliable communication:
CRC value can be transmitted as last byte in Tx mode
Automatic CRC error checking for last received byte
Master mode fault, overrun flags with interrupt capability
CRC Error flag
1-byte/word transmission and reception buffer with DMA capability: Tx and Rx requests

Table of Contents

Related product manuals