ST STM32F410 User Manual

Fast-mode Plus Inter-integrated circuit (FMPI2C) interface RM0401
570/771 RM0401 Rev 3
Figure 206. Bus transfer diagrams for SMBus master receiver
22.4.15 Error conditions
The following are the error conditions which may cause communication to fail.
Bus error (BERR)
A bus error is detected when a START or a STOP condition is detected and is not located
after a multiple of 9 SCL clock pulses. A START or a STOP condition is detected when a
SDA edge occurs while SCL is high.
The bus error flag is set only if the FMPI2C is involved in the transfer as master or
addressed slave (i.e not during the address phase in slave mode).
069
([DPSOH60%XVPDVWHUUHFHLYHUE\WHV3(&DXWRPDWLFHQGPRGH6723
$GGUHVV
6
,1,7SURJUDP6ODYHDGGUHVVSURJUDP1%<7(6 $872(1' VHW3(&%<7(VHW67$57
(95;1(,65UGGDWD
(95;1(,65UGGDWD
(95;1(,65UG3(&
$
GDWD
$
5;1( 5;1(
GDWD
$
1%<7(6
1$
OHJHQG
WUDQVPLVVLRQ
UHFHSWLRQ
6&/VWUHWFK
9(9(
[[ 
,1,7
([DPSOH60%XVPDVWHUUHFHLYHUE\WHV3(&VRIWZDUHHQGPRGH5(67$57
$GGUHVV
6
,1,7SURJUDP6ODYHDGGUHVVSURJUDP1%<7(6 $872(1' VHW3(&%<7(VHW67$57
(95;1(,65UGGDWD
(95;1(,65UGGDWD
(95;1(,65UHDG3(&
(97&,65SURJUDP6ODYHDGGUHVVSURJUDP1%<7(6 1VHW67$57
$
GDWD
$
5;1( 5;1(
GDWD
$
1%<7(6
5HVWDUW
OHJHQG
WUDQVPLVVLRQ
UHFHSWLRQ
6&/VWUHWFK
(9 (9
[[
,1,7
$GGUHVV
1
3(&
3
5;1(
(9
1$
3(&
5;1(

(9
7&
(9

ST STM32F410 Specifications

General

Brand	ST
Model	STM32F410
Category	Microcontrollers
Language	English