Universal synchronous receiver transmitter (USART) /universal asynchronous receiver transmit-
636/771 RM0401 Rev 3
24.4.3 Receiver
The USART can receive data words of either 8 or 9 bits depending on the M bit in the
USART_CR1 register.
Start bit detection
The start bit detection sequence is the same when oversampling by 16 or by 8.
In the USART, the start bit is detected when a specific sequence of samples is recognized.
This sequence is: 1 1 1 0 X 0 X 0 X 0 0 0 0.
Figure 218. Start bit detection when oversampling by 16 or 8
Note: If the sequence is not complete, the start bit detection aborts and the receiver returns to the
idle state (no flag is set) where it waits for a falling edge.
The start bit is confirmed (RXNE flag set, interrupt generated if RXNEIE=1) if the 3 sampled
bits are at 0 (first sampling on the 3rd, 5th and 7th bits finds the 3 bits at 0 and second
sampling on the 8th, 9th and 10th bits also finds the 3 bits at 0).
The start bit is validated (RXNE flag set, interrupt generated if RXNEIE=1) but the NE noise
flag is set if, for both samplings, at least 2 out of the 3 sampled bits are at 0 (sampling on the
3rd, 5th and 7th bits and sampling on the 8th, 9th and 10th bits). If this condition is not met,
the start detection aborts and the receiver returns to the idle state (no flag is set).
If, for one of the samplings (sampling on the 3rd, 5th and 7th bits or sampling on the 8th, 9th
and 10th bits), 2 out of the 3 bits are found at 0, the start bit is validated but the NE noise
flag bit is set.
Character reception
During an USART reception, data shifts in least significant bit first through the RX pin. In this
mode, the USART_DR register consists of a buffer (RDR) between the internal bus and the
received shift register.
; ; ; ;;;;;
)DOOLQJHGJH
GHWHFWLRQ
; ; ; ; ; ; ; ;
;
$WOHDVWELWV
RXWRIDW
$WOHDVWELWV
RXWRIDW
2QHELWWLPH
&RQGLWLRQV
WRYDOLGDWH
WKHVWDUWELW
5HDO
VDPSOH
FORFN
,GHDO
VDPSOH
FORFN
5;OLQH
5;VWDWH
,GOH
6WDUWELW
6DPSOHGYDOXHV
DLE
To Next Page
Loading...
Need help?
General
