EasyManuals Logo

NXP Semiconductors MC9S12G User Manual

NXP Semiconductors MC9S12G
1277 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #171 background imageLoading...
Page #171 background image
Port Integration Module (S12GPIMV1)
MC9S12G Family Reference Manual Rev.1.27
NXP Semiconductors 173
Table 2-16. Port AD Pins AD15-8
PAD15 64/100 LQFP: The unbuffered analog output signal DACU0 of the DAC0 module is mapped to this pin
if the DAC is operating in “unbuffered DAC” mode. If this pin is used with the DAC then the digital I/O
function and pull device are disabled.
64/100 LQFP: If routing is inactive (PRR1[PRR1AN]=0) the ADC analog input channel signal AN15
and the related digital trigger input are mapped to this pin. The ADC function has no effect on the output
state. Refer to NOTE/2-172 for input buffer control.
64/100 LQFP: Pin interrupts can be generated if enabled in digital input or output mode.
Signal priority:
64/100 LQFP: DACU0 > GPO
PAD14 64/100 LQFP: The non-inverting analog input signal AMPP0 of the DAC0 module is mapped to this pin
if the DAC is operating in “unbuffered DAC with operational amplifier” or “operational amplifier only”
mode. If this pin is used with the DAC then the digital input buffer is disabled.
64/100 LQFP: If routing is inactive (PRR1[PRR1AN]=0) the ADC analog input channel signal AN14
and the related digital trigger input are mapped to this pin. The ADC function has no effect on the output
state. Refer to NOTE/2-172 for input buffer control.
64/100 LQFP: Pin interrupts can be generated if enabled in digital input or output mode.
Signal priority:
64/100 LQFP: GPO
PAD13 64/100 LQFP: The inverting analog input signal AMPM0 of the DAC0 module is mapped to this pin if
the DAC is operating in “unbuffered DAC with operational amplifier” or “operational amplifier only”
mode. If this pin is used with the DAC then the digital input buffer is disabled.
64/100 LQFP: If routing is inactive (PRR1[PRR1AN]=0) the ADC analog input channel signal AN13
and the related digital trigger input are mapped to this pin. The ADC function has no effect on the output
state. Refer to NOTE/2-172 for input buffer control.
64/100 LQFP: Pin interrupts can be generated if enabled in digital input or output mode.
Signal priority:
64/100 LQFP: GPO
PAD12 64/100 LQFP: The ADC analog input channel signal AN12 and the related digital trigger input are
mapped to this pin. The ADC function has no effect on the output state. Refer to NOTE/2-172 for input
buffer control.
64/100 LQFP: Pin interrupts can be generated if enabled in digital input or output mode.
Signal priority:
64/100 LQFP: GPO

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors MC9S12G and is the answer not in the manual?

NXP Semiconductors MC9S12G Specifications

General IconGeneral
BrandNXP Semiconductors
ModelMC9S12G
CategoryMicrocontrollers
LanguageEnglish

Related product manuals