EasyManuals Logo

NXP Semiconductors MC9S12G User Manual

NXP Semiconductors MC9S12G
1277 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #241 background imageLoading...
Page #241 background image
Port Integration Module (S12GPIMV1)
MC9S12G Family Reference Manual Rev.1.27
NXP Semiconductors 243
2.5.2.6 Wired-Or Mode Register (WOMx)
If the pin is used as an output this register turns off the active-high drive. This allows wired-or type
connections of outputs.
2.5.2.7 Interrupt Enable Register (PIEx)
If the pin is used as an interrupt input this register serves as a mask to the interrupt flag to enable/disable
the interrupt.
2.5.2.8 Interrupt Flag Register (PIFx)
If the pin is used as an interrupt input this register holds the interrupt flag after a valid pin event.
2.5.2.9 Pin Routing Register (PRRx)
This register allows software re-configuration of the pinouts for specific peripherals in the 20 TSSOP
package only.
2.5.2.10 Package Code Register (PKGCR)
This register determines the package in use. Pre programmed by factory.
2.5.3 Pin Configuration Summary
The following table summarizes the effect of the various configuration bits, that is data direction (DDR),
output level (IO), pull enable (PE), pull select (PS) on the pin function and pull device
1
.
The configuration bit PS is used for two purposes:
1. Configure the sensitive interrupt edge (rising or falling), if interrupt is enabled.
2. Select either a pullup or pulldown device if PE is active.
1.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the NXP Semiconductors MC9S12G and is the answer not in the manual?

NXP Semiconductors MC9S12G Specifications

General IconGeneral
BrandNXP Semiconductors
ModelMC9S12G
CategoryMicrocontrollers
LanguageEnglish

Related product manuals